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(Operational Amplifier，OPAMP)模块至少 70M Hz 单位增益带宽、高直流增益和
相位裕度的设计要求，采用 TSMC 0.18um CMOS RF/Mixed Signal 工艺，在电路
相同功耗情况下分别设计了折叠共源共栅（Folded Cascode，FC）、循环再生折
叠共源共栅（Recycling Folded Cascode，RFC）和增强循环再生折叠共源共栅




器(Voltage-Controlled Oscillator，VCO)模块中心频率 5.9GHz 和调谐范围大于































With the rapid development of economy and society, traffic problems are 
increasingly attractive, intelligent transportation systems become the focus in our 
world. In this paper, the intelligent traffic statistics system is put forward using 
chaotic signal as the carrier. Using TSMC's 0.18um CMOS RF/Mixed Signal process, 
two modules of operational amplifier and voltage-controlled oscillator of the receiver 
are designed and realized.  
In this paper, top-down chip design method has been used. Firstly, according to 
5.9GHz central frequency and 70MHz bandwidth characteristic of the intelligent 
transportation system, the architecture of chaotic carrier traffic statistics system is 
designed, and a zero-IF architecture receiver is selected. Secondly, in accordance to at 
least 70MHz unit gain bandwidth, high DC gain and phase margin requirements of the 
operational amplifier module from the ITS traffic statistics system, using TSMC's 
0.18um CMOS RF / Mixed Signal process, three different kinds of operational 
amplifiers: FC, RFC and IRFC are designed under the same power consumption 
condition. With the help of Cadence software, schematic and layout are drawn. By 
comparing the key parameters of post-simulation, IRFC structure operational 
amplifier, which not only satisfies the requirement of unit gain bandwidth but also 
have higher DC gain and phase margin, is proved carrying better performance for the 
traffic statistics system. Finally, according to the central frequency 5.9GHz and at 
least 70MHz tuning range requirements of the voltage controlled oscillator module 
from the ITS traffic statistics system, using TSMC's 0.18um CMOS RF / Mixed 
Signal process, a LC tank voltage controlled oscillator with parasitic cancellation is 
designed, schematic and layout are drawn. By post-simulation we can obtain that this 
VCO has a 5.9GHz central frequency, 200MHz tuning range and -118dBC@1M 
phase noise performance with total power consume of 11.2mW. 
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亚微米 CMOS 工艺的进步，CMOS 电路的成本和功耗在不断降低，速度却在不
断的提高。CMOS 模拟集成电路技术和数字集成电路也不断的在进步，CMOS
工艺设计已经被证明是实现 SOC 的 好选择，而随着工艺水平的进步，单位芯
片面积上可以集成越来越多的数字和模拟电路功能，从而实现数模混合系统，同
时可以获得极高的整体系统性能。采用 CMOS 工艺的 SOC 的设计已经成为目前
热门的研究方向和设计方式。 
目前主要的 CMOS 接收机的结构方案有 [10] ：超外差式接收机
(Super-heterodyne Receivers)、镜像抑制接收机(Image-reject Receivers)、低中频接
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